Go to the University of Bologna homepage
Department of Electrical, Electronic, and Information Engineering "Guglielmo Marconi" - DEI

All publications

All publications since 2004

2024 Delete filter

619 publications

  • Valente, L.; Restuccia, F.; Rossi, D.; Kastner, R.; Benini, L., TOP: Towards Open & Predictable Heterogeneous SoCs, «IEEE TRANSACTIONS ON COMPUTERS», 2024, 73, pp. 2678 - 2692 [Scientific article] Open Access

  • Niculescu, V.; Polonelli, T.; Magno, M.; Benini, L., NanoSLAM: Enabling Fully Onboard SLAM for Tiny Robots, «IEEE INTERNET OF THINGS JOURNAL», 2024, 11, pp. 13584 - 13607 [Scientific article] Open Access

  • Bethur, N. E.; Agnesina, A.; Brunion, M.; Garcia-Ortiz, A.; Catthoor, F.; Milojevic, D.; Komalan, M.; Cavalcante, M.; Riedel, S.; Benini, L.; Lim, S. K., Hier-3D: A Methodology for Physical Hierarchy Exploration of 3-D ICs, «IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS», 2024, 43, pp. 1957 - 1970 [Scientific article]

  • Friess, C.; Niculescu, V.; Polonelli, T.; Magno, M.; Benini, L., Fully Onboard SLAM for Distributed Mapping with a Swarm of Nano-Drones, «IEEE INTERNET OF THINGS JOURNAL», 2024, 11, pp. 32363 - 32380 [Scientific article]

  • Guermandi, M.; Benatti, S.; Benini, L., A Noncontact ECG Sensing System With a Micropower, Ultrahigh Impedance Front-End, and BLE Connectivity, «IEEE SENSORS JOURNAL», 2024, 24, pp. 4609 - 4617 [Scientific article]

  • Ingolfsson, T. M.; Wang, X.; Chakraborty, U.; Benatti, S.; Bernini, A.; Ducouret, P.; Ryvlin, P.; Beniczky, S.; Benini, L.; Cossettini, A., BrainFuseNet: Enhancing Wearable Seizure Detection Through EEG-PPG-Accelerometer Sensor Fusion and Efficient Edge Deployment, «IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS», 2024, 18, pp. 720 - 733 [Scientific article] Open Access

  • Paulin, G.; Scheffler, P.; Benz, T.; Cavalcante, M.; Fischer, T.; Eggimann, M.; Zhang, Y.; Wistoff, N.; Bertaccini, L.; Colagrande, L.; Ottavi, G.; Gurkaynak, F. K.; Rossi, D.; Benini, L., Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-Based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET, in: Digest of Technical Papers - Symposium on VLSI Technology, Institute of Electrical and Electronics Engineers Inc., 2024, pp. 1 - 2 (atti di: 2024 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2024, Honolulu, HI, USA, 16-20 June 2024) [Contribution to conference proceedings]

  • Wibowo, Y. E.; Cioflan, C.; Ingolfsson, T. M.; Hersche, M.; Zhao, L.; Rahimi, A.; Benini, L., 12 mJ Per Class On-Device Online Few-Shot Class-Incremental Learning, in: Proceedings -Design, Automation and Test in Europe, DATE, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - DESIGN, AUTOMATION, AND TEST IN EUROPE CONFERENCE AND EXHIBITION», 2024, pp. . - . (atti di: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024, Valencia Conference Centre (VCC), esp, 2024) [Contribution to conference proceedings]

  • Perotti, M.; Zhang, Y.; Cavalcante, M.; Mustafa, E.; Benini, L., MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication, in: Proceedings -Design, Automation and Test in Europe, DATE, New York, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - DESIGN, AUTOMATION, AND TEST IN EUROPE CONFERENCE AND EXHIBITION», 2024, pp. 1 - 6 (atti di: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024, Valencia Conference Centre (VCC), esp, 25-27 of March, 2024) [Contribution to conference proceedings] Open Access

  • Ottaviano, A.; Balas, R.; Sauter, P.; Eggimann, M.; Benini, L., PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors, in: Proceedings -Design, Automation and Test in Europe, DATE, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - DESIGN, AUTOMATION, AND TEST IN EUROPE CONFERENCE AND EXHIBITION», 2024, pp. . - . (atti di: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024, Valencia Conference Centre (VCC), esp, 2024) [Contribution to conference proceedings]

  • Liang, C.; Ottaviano, A.; Benz, T.; Sinigaglia, M.; Benini, L.; Garofalo, A.; Rossi, D., A Gigabit, DMA-enhanced Open-Source Ethernet Controller for Mixed-Criticality Systems, in: Proceedings of the 21st ACM International Conference on Computing Frontiers 2024 Workshops and Special Sessions, CF 2024 Companion, Association for Computing Machinery, Inc, 2024, pp. 55 - 58 (atti di: 21st ACM International Conference on Computing Frontiers, CF 2024, Ischia, Italy, 7-9 May 2024) [Contribution to conference proceedings]

  • Zhang, C.; Scheffler, P.; Benz, T.; Perotti, M.; Benini, L., Near-Memory Parallel Indexing and Coalescing: Enabling Highly Efficient Indirect Access for SpMV, in: Proceedings -Design, Automation and Test in Europe, DATE, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - DESIGN, AUTOMATION, AND TEST IN EUROPE CONFERENCE AND EXHIBITION», 2024, pp. . - . (atti di: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024, Valencia Conference Centre (VCC), esp, 2024) [Contribution to conference proceedings]

  • Perotti, M.; Raeber, M.; Sinigaglia, M.; Cavalcante, M.; Rossi, D.; Benini, L., Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads, in: Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1264 USA, Institute of Electrical and Electronics Engineers Inc., 2024, pp. 172 - 173 (atti di: 35th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2024, Hong Kong, Hong Kong, 24-26 July 2024) [Contribution to conference proceedings]

  • Schulthess, L.; Mayer, P.; Benini, L.; Magno, M., A Passive and Asynchronous Wake-up Receiver for Acoustic Underwater Communication, in: 2024 International Symposium on Power Electronics, Electrical Drives, Automation and Motion, SPEEDAM 2024, 345 E 47TH ST, NEW YORK, NY 10017 USA, Institute of Electrical and Electronics Engineers Inc., 2024, pp. 480 - 485 (atti di: 2024 International Symposium on Power Electronics, Electrical Drives, Automation and Motion, SPEEDAM 2024, Napoli, Italy, 19-21 June 2024) [Contribution to conference proceedings]

  • Benfenati, L.; Ingolfsson, T. M.; Cossettini, A.; Pagliari, D. J.; Burrello, A.; Benini, L., BISeizuRe: BERT-Inspired Seizure Data Representation to Improve Epilepsy Monitoring, in: Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS, Institute of Electrical and Electronics Engineers Inc., «IEEE ENGINEERING IN MEDICINE AND BIOLOGY ... ANNUAL CONFERENCE PROCEEDINGS», 2024, pp. 1 - 4 (atti di: 46th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBC 2024, Orlando, FL, USA, 15-19 July 2024) [Contribution to conference proceedings]

  • Ruffino, S.; Karunaratne, G.; Hersche, M.; Benini, L.; Sebastian, A.; Rahimi, A., Zero-Shot Classification Using Hyperdimensional Computing, in: Proceedings -Design, Automation and Test in Europe, DATE, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - DESIGN, AUTOMATION, AND TEST IN EUROPE CONFERENCE AND EXHIBITION», 2024, pp. . - . (atti di: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024, Valencia Conference Centre (VCC), esp, 2024) [Contribution to conference proceedings]

  • Das, S.; Riedel, S.; Bertuletti, M.; Benini, L.; Brunion, M.; Ryckaert, J.; Myers, J.; Biswas, D.; Milojevic, D., 3D Partitioning with Pipeline Optimization for Low-Latency Memory Access in Many-Core SoCs, in: Proceedings - IEEE International Symposium on Circuits and Systems, 345 E 47TH ST, NEW YORK, NY 10017 USA, Institute of Electrical and Electronics Engineers Inc., «IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS PROCEEDINGS», 2024, pp. 1 - 5 (atti di: 2024 IEEE International Symposium on Circuits and Systems, ISCAS 2024, sgp, 2024) [Contribution to conference proceedings]

  • Scheffler, P.; Colagrande, L.; Benini, L., SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers, in: Proceedings - Design Automation Conference, Institute of Electrical and Electronics Engineers Inc., 2024, pp. 1 - 6 (atti di: 61st ACM/IEEE Design Automation Conference, DAC 2024, San Francisco CA USA, 23-27 June) [Contribution to conference proceedings]

  • Colagrande, L.; Benini, L., Optimizing Offload Performance in Heterogeneous MPSoCs, in: Proceedings -Design, Automation and Test in Europe, DATE, Institute of Electrical and Electronics Engineers Inc., «PROCEEDINGS - DESIGN, AUTOMATION, AND TEST IN EUROPE CONFERENCE AND EXHIBITION», 2024, pp. . - . (atti di: 2024 Design, Automation and Test in Europe Conference and Exhibition, DATE 2024, Valencia Conference Centre (VCC), esp, 2024) [Contribution to conference proceedings] Open Access

  • Potocnik, V.; Di Mauro, A.; Lamberti, L.; Kartsch, V.; Scherer, M.; Conti, F.; Benini, L., Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield, in: European Solid-State Circuits Conference, IEEE Computer Society, «PROCEEDINGS OF ESSCIRC», 2024, pp. 1 - 4 (atti di: 50th IEEE European Solid-State Electronics Research Conference, ESSERC 2024, Bruges, Belgium, 09-12 September 2024) [Contribution to conference proceedings]